

# Marconi Applied Technologies CCD30-11 Inverted Mode Sensor High Performance CCD Sensor

#### **FEATURES**

- 1024 by 256 Pixel Format
- 26 μm Square Pixels
- Image Area 26.6 x 6.7 mm
- Wide Dynamic Range
- Symmetrical Anti-static Gate Protection
- Advanced Inverted Mode Operation (AIMO)
- Anti-blooming Readout Register
- Zero Light Emitting Output Amplifier

#### **APPLICATIONS**

- Spectroscopy
- Scientific Imaging
- TDI Operation

### INTRODUCTION

The CCD30-11 is a high performance CCD sensor designed as an upgrade for the CCD15-11, for use in the scientific spectroscopy instrument market. With an array of 1024 x 256 26  $\mu$ m square pixels it has an imaging area to suit most spectrometer outputs of 26.6 x 6.7 mm (1.05 x 0.26 inch).

The readout register is organised along the long (1024 pixel) edge of the sensor and contains an anti-blooming drain to allow high speed binning operations of low level signals which may be adjacent to much stronger signals. The novel output amplifier design has no light emission.

Standard three phase clocking and isolated buried channel charge transfer are employed and Advanced Inverted Mode Operation (AIMO) is included as standard.

The CCD30-11 is packaged in a 20-pin DIL ceramic package and is pin compatible (but not completely clock compatible) with the CCD15-11, with the exception that temperature sensing diodes are not provided.

In common with all other Marconi Applied Technologies CCD sensors, the CCD30-11 is available with either a fibre-optic window, a UV sensitive coating or a CsI coating for hard X-ray detection. In addition a high performance electronics drive unit is available to enable the CCD30-11 to be evaluated easily.

Designers are advised to contact Marconi Applied Technologies should they be considering using CCD sensors in abnormal environments or if they require customised packaging or performance features.



#### **TYPICAL PERFORMANCE**

| Pixel readout frequency   |      |     |            |  | 20 -  | 5000  | kHz                    |
|---------------------------|------|-----|------------|--|-------|-------|------------------------|
| Output amplifier sensitiv | ity  |     |            |  |       | . 1.5 | μV/e <sup>-</sup>      |
| Peak signal               |      |     |            |  |       | 500   | ke <sup>-</sup> /pixel |
| Dynamic range             |      |     |            |  | 125   | 000:1 |                        |
| Spectral range            |      |     |            |  | 420 - | 1060  | nm                     |
| Readout noise (at 253 K   | , 20 | kH: | <u>z</u> ) |  |       | . 4   | e <sup>-</sup> rms     |
| Q.E. at 700 nm            |      |     |            |  |       | 47    | %                      |
| Peak output voltage .     |      |     |            |  |       | 750   | mV                     |

### **GENERAL DATA**

#### Format

| lmage area  |        |  |  |  | 26.6 x 6.7 | mm       |
|-------------|--------|--|--|--|------------|----------|
| Active pixe | ls (H) |  |  |  | . 1024     |          |
|             | (∨)    |  |  |  | 255        | (usable) |
| Pixel size  |        |  |  |  | . 26 x 26  | μm       |

#### Package

| Package size      |  |  |  |    |      |   | 32.   | 89 | x 2 | 20.07  | mm    |
|-------------------|--|--|--|----|------|---|-------|----|-----|--------|-------|
| Number of pins .  |  |  |  |    |      |   |       |    |     |        | 20    |
| Inter-pin spacing |  |  |  |    |      |   |       |    |     | 2.54   | mm    |
| Inter-row spacing |  |  |  |    |      |   |       |    | 1   | 15.24  | mm    |
| Window material   |  |  |  | qι | lart | z | or re | em | ova | able g | glass |

Marconi Applied Technologies Limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU England Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492 e-mail: info@eev.com Internet: www.marconitech.com Holding Company: Marconi p.l.c.

Marconi Applied Technologies Inc. 4 Westchester Plaza, PO Box 1482, Elmsford, NY10523-1482 USA Telephone: (914) 592-6050 Facsimile: (914) 592-5148 e-mail: info@eevinc.com

# PERFORMANCE

|   | Min  | Typical            | Max  |                           |
|---|------|--------------------|------|---------------------------|
| Peak charge storage (see note 1)                                      | 300k | 500k               | -    | e <sup>-</sup> /pixel     |
| Peak output voltage (unbinned)  | -    | 750                | -    | mV                        |
| Dark signal at 293 K (see note 2)                                     | -    | 250                | 500  | e <sup>-</sup> /pixel/s   |
| Charge transfer efficiency (see note 3):<br>parallel<br>serial        |      | 99.9999<br>99.9993 |      | %<br>%                    |
| Output amplifier sensitivity  | 1.0  | 1.5                | 2.0  | μV/e <sup>-</sup>         |
| Readout noise at 253 K (see note 4)                                   | -    | 4                  | 6    | rms e <sup>-</sup> /pixel |
| Readout frequency (see note 5)  | -    | 20                 | 5000 | kHz                       |
| Response non-uniformity (std. deviation)                              | -    | 3                  | 10   | % of mean                 |
| Dark signal non-uniformity at 293 K<br>(std. deviation)               | -    | 100                | 200  | e <sup>-</sup> /pixel/s   |
| Binned column dark signal non-uniformity<br>at 293 K (std. deviation) | -    | 7.5                | 15   | e <sup>-</sup> /pixel/s   |
| Output node capacity<br>relative to image section                     | -    | 2.0                | -    |                           |

# **ELECTRICAL INTERFACE CHARACTERISTICS**

#### Electrode capacitances (measured at mid-clock level):

|  | Min | Typical | Max |    |
|--|-----|---------|-----|----|
| IØ/IØ interphase                       | -   | 2.0     | -   | nF |
| $R \emptyset / R \emptyset$ interphase | -   | 70      | -   | pF |
| IØ/SS                                  | -   | 11      | -   | nF |
| RØ/SS                                  | -   | 185     | -   | pF |
| Output impedance                       | -   | 300     | -   | Ω  |

White spots

#### NOTES

- 1. Signal level at which resolution begins to degrade.
- 2. Measured between 253 K and 293 K and V\_{SS} +9.5 V. Dark signal at any temperature T (kelvin) may be estimated from:

 $Q_d/Q_{d0} = 1.14 \times 10^6 T^3 e^{-9080/T}$ 

where  $Q_{d0}$  is the dark current at 293 K. Note that this is typical performance and some variation may be seen between devices. Below 230 K additional dark current components with a weaker temperature dependence may become significant.

- 3. CCD characterisation measurements made using charge generated by X-ray photons of known energy.
- 4. Measured using a dual-slope integrator technique (i.e. correlated double sampling) with a 10  $\mu s$  integration period.
- 5. Readout above 5000 kHz can be achieved but performance to the parameters given cannot be guaranteed.

#### **BLEMISH SPECIFICATION**

| Traps           | Pixels where charge is temporarily held.  |
|-----------------|---|
|                 | Traps are counted if they have a capacity greater than 200 $e^-$ at 253 K.          |
| Slipped columns | Are counted if they have an amplitude greater than 200 $\mbox{e}^$                  |
| Black spots     | Are counted when they have a responsivity of less than 90% of the local mean signal |

illuminated at approximately half saturation.

Are counted when they have a generation rate 50 times the specified maximum dark signal generation rate at 293 K (measured between 233 and 273 K). The typical temperature dependence of white spot blemishes is different from that of the average dark signal and is given by:

$$Q_d / Q_{d0} = 122 T^3 e^{-6400}$$

White column A column which contains at least 9 white defects.

Black column A column which contains at least 9 black defects.

| GRADE                               | 0  | 1  | 2  |
|-------------------------------------|----|----|----|
| Column defects:<br>black or slipped | 0  | 1  | 6  |
| white                               | 0  | 0  | 0  |
| Black spots                         | 9  | 16 | 80 |
| Traps $>200 e^-$                    | 1  | 2  | 5  |
| White spots                         | 10 | 10 | 15 |

Minimum separation between

**Note** The effect of temperature on defects is that traps will be observed less at higher temperatures but more may appear below 253 K. The amplitude of white spots and columns will decrease rapidly with temperature.

# TYPICAL OUTPUT CIRCUIT NOISE (Measured using clamp and sample)



#### **TYPICAL SPECTRAL RESPONSE (No window)**





### TYPICAL VARIATION OF DARK SIGNAL WITH SUBSTRATE VOLTAGE

# TYPICAL VARIATION OF DARK SIGNAL WITH TEMPERATURE (V<sub>SS</sub> = +9.5 V)



# **DEVICE SCHEMATIC**

![](_page_3_Figure_3.jpeg)

CCD30-11 Inverted Mode Sensor, page 4

|     |     |   | PULS<br>DC LE | E AMPLITU<br>VEL (V) (se | JDE OR<br>e note 6) | MAXIMUM RATINGS                 |
|-----|-----|---|---------------|--------------------------|---------------------|---------------------------------|
| PIN | REF | DESCRIPTION                             | Min           | Typical                  | Max                 | with respect to V <sub>SS</sub> |
| 1   | -   | No connection                           |               | -                        |                     | -                               |
| 2   | IØ3 | Image section, phase 3 (clock pulse)    | 10            | 12                       | 15                  | ±20 V                           |
| 3   | IØ2 | Image section, phase 2 (clock pulse)    | 10            | 12                       | 15                  | ±20 V                           |
| 4   | IØ1 | Image section, phase 1 (clock pulse)    | 10            | 12                       | 15                  | <u>+</u> 20 V                   |
| 5   | SS  | Substrate                               | 8             | 9.5                      | 11                  | -                               |
| 6   | ØR  | Output reset pulse                      | 10            | 12                       | 15                  | <u>+</u> 20 V                   |
| 7   | RØ3 | Readout register, phase 3 (clock pulse) | 8             | 10                       | 15                  | <u>+</u> 20 V                   |
| 8   | RØ2 | Readout register, phase 2 (clock pulse) | 8             | 10                       | 15                  | ±20 V                           |
| 9   | RØ1 | Readout register, phase 1 (clock pulse) | 8             | 10                       | 15                  | ±20 V                           |
| 10  | -   | No connection                           |               | see note 7               |                     | _                               |
| 11  | -   | No connection                           |               | see note 7               |                     | -                               |
| 12  | OG  | Output gate                             | 2             | 3                        | 5                   | ±20 V                           |
| 13  | OS  | Output transistor source                |               | see note 8               |                     | -0.3 to +25 V                   |
| 14  | OD  | Output drain                            | 27            | 29                       | 32                  | -0.3 to +25 V                   |
| 15  | RD  | Reset transistor drain                  | 15            | 17                       | 19                  | -0.3 to +25 V                   |
| 16  | SS  | Substrate                               | 8             | 9.5                      | 11                  | -                               |
| 17  | -   | No connection                           |               | -                        |                     | -                               |
| 18  | DD  | Diode drain                             | 20            | 24                       | 25                  | -0.3 to +25 V                   |
| 19  | SG  | Spare gates                             | 0             | 0                        | $V_{SS} + 19$       | ±20 V                           |
| 20  | -   | No connection                           |               | -                        |                     | -                               |

# CONNECTIONS, TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS

If all voltages are set to the 'typical' values, operation at or close to specification should be obtained. Some adjustment within the minimum - maximum range specified may be required to optimise performance.

Maximum voltage between pairs of pins: OS to OD  $\pm$  15 V.

Maximum current through any source or drain pin: 10 mA.

### **OUTPUT CIRCUIT**

![](_page_4_Figure_6.jpeg)

#### NOTES

- 6. Readout register clock pulse low levels +1 V; other clock low levels 0  $\pm$  0.5 V.
- 7. There are no temperature sensing diodes in the CCD30-11.
- 8. Not critical; can be a 1 5 mA constant current source, or 5 10 k $\Omega$  resistor.
- 9. The amplifier has a DC restoration circuit, which is activated internally whenever IØ3 is pulsed high.

# FRAME READOUT TIMING DIAGRAM

![](_page_5_Figure_1.jpeg)

# DETAIL OF LINE TRANSFER

![](_page_5_Figure_3.jpeg)

# DETAIL OF OUTPUT CLOCKING

![](_page_6_Figure_1.jpeg)

## LINE OUTPUT FORMAT

7130A

![](_page_6_Figure_4.jpeg)

# **CLOCK TIMING REQUIREMENTS**

| Symbol                            | Description                             | Min             | Typical            | Max                |    |
|-----------------------------------|---|-----------------|--------------------|--------------------|----|
| Τ <sub>i</sub>                    | Image clock period                      | 15              | 30                 | see note 10        | μs |
| t <sub>wi</sub>                   | Image clock pulse width                 | 7               | 15                 | see note 10        | μs |
| t <sub>ri</sub>                   | Image clock pulse rise time (10 to 90%) | 0.5             | 2                  | 0.5t <sub>oi</sub> | μs |
| t <sub>fi</sub>                   | Image clock pulse fall time (10 to 90%) | t <sub>ri</sub> | 2                  | 0.5t <sub>oi</sub> | μs |
| t <sub>oi</sub>                   | Image clock pulse overlap               | 3               | 5                  | 0.2T <sub>i</sub>  | μs |
| t <sub>li</sub>                   | Image clock pulse, two phase low        | 3               | 5                  | 0.2T <sub>i</sub>  | μs |
| t <sub>dir</sub>                  | Delay time, IØ stop to RØ start         | 3               | 5                  | see note 10        | μs |
| t <sub>dri</sub>                  | Delay time, RØ stop to IØ start         | 1               | 2                  | see note 10        | μs |
| T <sub>r</sub>                    | Output register clock cycle period      | 200             | see note 11        | see note 10        | ns |
| t <sub>rr</sub>                   | Clock pulse rise time (10 to 90%)       | 50              | 0.1T <sub>r</sub>  | 0.3T <sub>r</sub>  | ns |
| t <sub>fr</sub>                   | Clock pulse fall time (10 to 90%)       | t <sub>rr</sub> | 0.1T <sub>r</sub>  | 0.3T <sub>r</sub>  | ns |
| t <sub>or</sub>                   | Clock pulse overlap                     | 20              | 0.5t <sub>rr</sub> | 0.1T <sub>r</sub>  | ns |
| t <sub>wx</sub>                   | Reset pulse width                       | 30              | 0.1T <sub>r</sub>  | 0.2T <sub>r</sub>  | ns |
| t <sub>rx</sub> , t <sub>fx</sub> | Reset pulse rise and fall times         | 20              | 0.5t <sub>rr</sub> | 0.2T <sub>r</sub>  | ns |
| t <sub>dx</sub>                   | Delay time, ØR low to RØ3 low           | 30              | 0.5T <sub>r</sub>  | 0.8T <sub>r</sub>  | ns |

### NOTES

10. No maximum other than that necessary to achieve an acceptable dark signal at the longer readout times.

11. As set by the readout period.

## OUTLINE (All dimensions without limits are nominal)

![](_page_7_Figure_1.jpeg)

The device is normally supplied with a temporary glass window for protection purposes. It can also be supplied with a fixed, quartz or fibre-optic window where required.

| Ref | Millimetres           |
|-----|-----------------------|
| A   | 32.89 ± 0.38          |
| В   | 20.07 ± 0.25          |
| С   | 6.7                   |
| D   | 3.30 ± 0.33           |
| E   | 15.24 ± 0.25          |
| F   | 0.254 + 0.051 - 0.025 |
| G   | 5.2                   |
| Н   | 0.46 ± 0.05           |
| J   | 2.54 ± 0.13           |
| К   | 22.86 ± 0.13          |
| L   | 1.65 ± 0.56           |
| Μ   | 26.6                  |

Н

J

К

## **ORDERING INFORMATION**

Options include:

- Temporary Quartz Window
- Permanent Quartz Window
- Temporary Glass Window

For further information on the performance of these and other options, please contact Marconi Applied Technologies.

#### HANDLING CCD SENSORS

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full antistatic handling precautions should be taken whenever using a CCD sensor or module. These include:-

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty. All devices are provided with internal protection circuits to the gate electrodes (pins 2, 3, 4, 6, 7, 8, 9, 12, 19) but not to the other pins.

#### **HIGH ENERGY RADIATION**

Device parameters may begin to change if subject to an ionising dose of greater than  $10^4$  rads.

Certain characterisation data are held at Marconi Applied Technologies. Users planning to use CCDs in a high radiation environment are advised to contact Marconi Applied Technologies.

## **TEMPERATURE LIMITS**

|           |  |  |  | Min | Typical | Max |   |
|-----------|--|--|--|-----|---------|-----|---|
| Storage   |  |  |  | 73  | -       | 373 | K |
| Operating |  |  |  | 73  | 233     | 323 | K |

Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

Maximum device heating/cooling . . . . 5 K/min

Whilst Marconi Applied Technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. Marconi Applied Technologies accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.