VERILOG

Quite early, far from complete, working on reading event from Acam.

About to put in a RAM for the FPGA's FIFO.