VERILOG

First shot at the whole thing. 

Need to add handling from Acam (fifo overflow, etc) and from FPGA (fifo overflow, etc).

Need to work on conversion of Start# and BIN count to 24-bit time.

Have not compiled in a while.