VERILOG

Have something compiled, looks complete but untested.

Have just changed the fid counter to an event counter.

Putting the project on hold for now while doing other work.

Next: schematic and Rabbit.