VERILOG
=============
2015 Feb 27:  Release with Rev:A board.


SCHEMATIC
============
A	First version. 12-bit, digital (1uS) works fine, analog (5uS) has 500mV glitch at mid-scale (zero).
B	Changed to 16-bit, digital no change, larger memory FPGA.