



Sample &

Buy







SN74LVC827A

SCAS306K - MARCH 1993 - REVISED DECEMBER 2014

SN74LVC827A 10-Bit Buffer/Driver With 3-State Outputs

1 Features

- Operates From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.7 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at V_{CC} = 3.3 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) • > 2 V at V_{CC} = 3.3 V, T_A = 25°C
- Supports Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V V_{CC})
- Ioff Supports Live Insertion, Partial-Power-Down ٠ Mode, and Back-Drive Protection
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model
 - 200-V Machine Model
 - 1000-V Charged-Device Model

Simplified Schematic 4

2 Applications

- LED Displays
- **Network Switches**
- **Telecom Infrastructure**
- Servers
- Motor Drivers •
- I/O Expanders


Description/Ordering Information 3

The SN74LVC827A device is a 10-bit buffer/bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)						
SN74LVC827A	TVSOP (24)	5.00 mm × 4.40 mm						
	SOIC (24)	15.40 mm × 7.50 mm						
	SSOP (24)	8.20 mm × 5.30 mm						

⁽¹⁾ For all available packages, see the orderable addendum at the end of the data sheet.



To Nine Other Channels



Table of Contents

9

14

9.1

9.2 9.3

1	Feat	tures 1
2	Арр	lications1
3	Des	cription/Ordering Information1
4	Sim	plified Schematic1
5	Rev	ision History 2
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 5
	7.4	Thermal Information 5
	7.5	Electrical Characteristics 6
	7.6	Switching Characteristics, -40°C to 85°C 6
	7.7	Switching Characteristics, -40°C to 125°C 6
	7.8	Operating Characteristics7
	7.9	Typical Characteristics 7
8	Para	ameter Measurement Information

. ._ .

- - - --

. .

Revision History 5

CI	nanges from Revision J (February 2005) to Revision K	Page
•	Added Applications, Device Information table, Pin Functions table, ESD Ratings table, Thermal Information table, Typical Characteristics, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section.	
•	Deleted Ordering Information table.	1
•	Changed I _{off} bullet in <i>Features</i>	1
•	Changed MAX operating temperature to 125°C in the Recommended Operating Conditions table	5
•	Added –40°C to 125°C temperature range to Electrical Characteristics table	6
•	Changed t _{sk(o)} in Switching Characteristics, -40°C to 85°C table.	6
•	Added Switching Characteristics, -40°C to 125°C table	6

Mechanical, Packaging, and Orderable

Information 12

10 Application and Implementation...... 10 10.1 Application Information..... 10 10.2 Typical Application 10 11 Power Supply Recommendations 11 12 Layout..... 12 12.1 Layout Guidelines 12 12.2 Layout Example 12 13 Device and Documentation Support 12 13.1 Trademarks 12 13.2 Electrostatic Discharge Caution 12 13.3 Glossary...... 12

www.ti.com

2



SN74LVC827A SCAS306K – MARCH 1993 – REVISED DECEMBER 2014

6 Pin Configuration and Functions

DB, DGV, DW, OR PW PACKAGE
(TOP VIEW)

OE1	ч	U,		1.7
	_	2	24	V _{CC}
A1		2	23] Y1
A2		2	22] Y2
A3		2	- 6	Y3
A4		2	- E] Y4
A5		1	9] Y5
A6	[7	1	8] Y6
A7	8	1] Y7
A8	9	1	6] Y8
A9	[10	1	5] Y9
A10	11	1	4] Y10
GND	[12	1	3] <u>0E2</u>

Pin Functions

PIN		TYPE	DESCRIPTION		
NO.	NAME	ITPE	DESCRIPTION		
1	OE1	I	Output Enable 1		
2	A1	I	A1 Input		
3	A2	Ι	A2 Input		
4	A3	Ι	A3 Input		
5	A4	Ι	A4 Input		
6	A5	I	A5 Input		
7	A6	Ι	A6 Input		
8	A7	Ι	A7 Input		
9	A8	Ι	A8 Input		
10	A9	Ι	A9 Input		
11	A10	I	A10 Input		
12	GND		Ground Pin		
13	OE2	Ι	Output Enable 2		
14	Y10	0	Y10 Output		
15	Y9	0	Y9 Output		
16	Y8	0	Y8 Output		
17	Y7	0	Y7 Output		
18	Y6	0	Y6 Output		
19	Y5	0	Y5 Output		
20	Y4	0	Y4 Output		
21	Y3	0	Y3 Output		
22	Y2	0	Y2 Output		
23	Y1	0	Y1 Output		
24	V _{CC}	_	Power Pin		

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	6.5	V
VI	Input voltage range ⁽²⁾	iput voltage range ⁽²⁾			V
Vo	Voltage range, applied to any output in the high-impedance or power-off state ⁽²⁾			6.5	V
Vo	Voltage range, applied to any output in the high or low state ⁽²⁾⁽³⁾			V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Ι _Ο	Continuous output current			±50	mA
	Continuous current through V _{CC} or GND			±100	mA
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(3) The value of V_{CC} is provided in the *Recommended Operating Conditions* table.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾		
	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins $^{\rm (2)}$	1000	V	
		Machine Model (MM)		

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.



7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V	Cupply veltere	Operating	1.65	3.6	V
VCC	High-level input voltage Low-level input voltage Input voltage Output voltage High-level output current Low-level output current	Data retention only	1.5		v
	V_{IH} High-level input voltage V_{IL} Low-level input voltage V_{I} Input voltage V_{O} Output voltage O_H High-level output current O_L Low-level output current $\Delta t/\Delta v$ Input transition rise or fall rate	V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		
V _{IH}		V_{CC} = 2.3 V to 2.7 V	1.7		V
		V_{CC} = 2.7 V to 3.6 V	2		
	Input voltage	V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}	
V _{IL}	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	V
		V_{CC} = 2.7 V to 3.6 V		0.8	
VI	Input voltage		0	5.5	V
	Output us to an	High or low state	0	V _{CC}	V
vo	Output voltage	3-state	0	5.5	V
		V _{CC} = 1.65 V		-4	
		V _{CC} = 2.3 V		-8	
ЮН	High-level output current	V _{CC} = 2.7 V		-12	mA
		$V_{CC} = 3 V$		-24	
		V _{CC} = 1.65 V		4	
		V _{CC} = 2.3 V		8	
OL	Low-level output current	V _{CC} = 2.7 V		12	mA
		V _{CC} = 3 V		24	
Δt/Δv	Input transition rise or fall rate			10	ns/V
T _A	Operating free-air temperature		-40	125	°C

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs (SCBA004).

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DB	DGV	DW	PW	UNIT	
			24 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	75.5	89.4	65.1	88.9		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	36.9	22.1	33.3	20.7		
$R_{\theta JB}$	Junction-to-board thermal resistance	33.1	42.8	34.7	43.4	°C/W	
Ψ_{JT}	Junction-to-top characterization parameter	7.6	0.5	9.4	0.5	°C/VV	
ψ_{JB}	Junction-to-board characterization parameter	32.7	42.4	34.3	42.9		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	_	_	_	_		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report (SPRA953).

SN74LVC827A

SCAS306K-MARCH 1993-REVISED DECEMBER 2014

www.ti.com

STRUMENTS

EXAS

7.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	TEAT CONDITIONS		–40°C to 85°C	–40°C	to 125°C		
PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾ MAX	MIN	to 125°C TYP ⁽¹⁾ MAX MAX 0.2 0.2 0.2 0.45 0.7 0.45 0.7 0.4 0.60 ±5 ±10 ±10 10 10	UNIT	
	I _{OH} = −100 μA	1.65 V to 3.6 V	V _{CC} – 0.2	V _{CC} – 0.2			
	$I_{OH} = -4 \text{ mA}$	1.65 V	1.2	1.2			
V _{OH}	I _{OH} = -8 mA	2.3 V	1.7	1.7		V	
⊻он	I _{OH} = –12 mA	2.7 V	2.2	2.2			
	IOH = -12 IIIA	3 V	2.4	2.4			
	I _{OH} = -24 mA	3 V	2.2	2.2			
	I _{OL} = 100 μA	1.65 V to 3.6 V	0.2		0.2		
	I _{OL} = 4 mA	1.65 V	0.45		0.45	V	
V _{OL}	I _{OL} = 8 mA	2.3 V	0.7		0.7		
	I _{OL} = 12 mA	2.7 V	0.4		0.4		
	I _{OL} = 24 mA	3 V	0.55		0.60		
l _l	$V_{I} = 0$ to 5.5 V	3.6 V	±5		±5	μA	
I _{off}	$V_{I} \text{ or } V_{O} = 5.5 \text{ V}$	0	±10		±10	μA	
I _{OZ}	$V_{O} = 0$ to 5.5 V	3.6 V	±10		±10	μA	
	$\frac{V_{I} = V_{CC} \text{ or } GND}{I_{O} = 0}$	3.6 V	10		10		
I _{CC}	$3.6 \text{ V} \le \text{V}_{\text{I}} \le 5.5 \text{ V}^{(2)}$ $^{10} = 0$	5.0 V			10	μA	
ΔI _{CC}	One input at V_{CC} – 0.6 V, Other inputs at V_{CC} or GND	2.7 V to 3.6 V	500		500	μA	
Control inputs		2.2.1/	5			~ F	
C _i Data inputs	$V_{I} = V_{CC}$ or GND	3.3 V	4			pF	
Co	$V_{O} = V_{CC}$ or GND	3.3 V	7			pF	

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C. (2) This applies in the disabled state only.

7.6 Switching Characteristics, -40°C to 85°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

PARAMETER	FROM TO			V _{CC} = 1.8 V V _{CC} = 2.5 V ± 0.15 V ± 0.2 V		V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y		5.5		5.7		7.1	1	6.7	ns
t _{en}	OE	Y		9.6		8.9		8.5	1	7.3	ns
t _{dis}	OE	Y		8.4		7.9		7.3	1.8	6.7	ns
t _{sk(o)}				1		1		1		1	ns

7.7 Switching Characteristics, -40°C to 125°C

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)


PARAMETER	FROM	TO (OUTPUT)	V _{CC} = 1 ± 0.1		V _{CC} = 2 ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
(INPUT)	(INFOT)	(001F01)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y		5.8		6.2		8.3	1	7.9	ns
t _{en}	OE	Y		9.9		9.8		9.7	1	8.5	ns
t _{dis}	OE	Y		8.6		8.55		8.5	1.8	7.9	ns
t _{sk(o)}				1		1		1		1.5	ns




7.8 Operating Characteristics

$T_{A} = 25$	5°C							
	PARAMETER		TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	$V_{CC} = 3.3 V$	UNIT	
	PARAMETER	CONDITIONS	ТҮР	ТҮР	TYP	UNIT		
C	Power dissipation capacitance	Outputs enabled	f = 10 MHz	20	22	24	۶E	
C _{pd}	per buffer/driver	Outputs disabled		3	4	5	pF	

7.9 Typical Characteristics




8 Parameter Measurement Information





LOAD CIRCUIT

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

N	INPUTS			N	•	-	N
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	RL	V_{Δ}
1.8 V ± 0.15 V	V _{cc}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V ± 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V







VOLTAGE WAVEFORMS

ENABLE AND DISABLE TIMES

LOW- AND HIGH-LEVEL ENABLING

VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES INVERTING AND NONINVERTING OUTPUTS

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR≤ 10 MHz, Z_O = 50 Ω.

(see Note B)

- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit And Voltage Waveforms

8 Submit Documentation Feedback

≈0 V



9 Detailed Description

9.1 Overview

This 10-bit buffer/bus driver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74LVC827A provides a high-performance bus interface for wide data paths or buses carrying parity.


The 3-state control gate is a 2-input AND gate with active-low inputs so that, if either output-enable (OE1 or OE2) input is high, all ten outputs are in the high-impedance state. The SN74LVC827A provides true data at its outputs.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in a mixed 3.3-V/5-V system environment.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

9.2 Functional Block Diagram



To Nine Other Channels

9.3 Feature Description

- Wide operating voltage range
- Operates from 1.65 V to 3.6 V
- Allows down voltage translation
 - Inputs accept voltages to 5.5 V
- I_{off} feature
 - Allows voltages on the inputs and outputs when V_{CC} is 0 V

9.4 Device Functional Modes

Table 1. Function Table

	INPUTS	OUTPUT	
OE1	OE2	Α	Y
L	L	L	L
L	L	Н	н
н	х	Х	Z
х	н	Х	Z

Texas Instruments

www.ti.com

10 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN74LVC827A is a high-drive CMOS device that can be used for a multitude of bus interface type applications where the data needs to be retained. It can produce 24 mA of drive current at 3.3 V, thus making this device ideal for driving multiple outputs and for high-speed applications up to 150 MHz. The inputs are 5.5-V tolerant, allowing the device to translate down to V_{CC} .

10.2 Typical Application





10.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Care should be taken to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads; therefore, routing and load conditions should be considered to prevent ringing.


10.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - For rise time and fall time specifications, see $\Delta t/\Delta V$ in the *Recommended Operating Conditions* table.
 - For specified high and low levels, see V_{IH} and V_{IL} in the *Recommended Operating Conditions* table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC} .
- 2. Recommend Output Conditions:
 - Load currents should not exceed 50 mA per output and 100 mA total for the part.
 - Outputs should not be pulled above V_{CC} .



Typical Application (continued)

10.2.3 Application Curves



11 Power Supply Recommendations

The power supply can be any voltage between the Min and Max supply voltage rating located in the *Recommended Operating Conditions* table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ F is recommended and if there are multiple V_{CC} pins then 0.01 μ F or 0.022 μ F is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ F and 1 μ F are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

TEXAS INSTRUMENTS

www.ti.com

12 Layout

12.1 Layout Guidelines

When using multiple bit logic devices, inputs should not float. In many cases, functions or parts of functions of digital logic devices are unused. Some examples are when only two inputs of a triple-input AND gate are used, or when only 3 of the 4-buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

Specified in Recommended Operating Conditions are rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is acceptable to float outputs unless the part is a transceiver.

12.2 Layout Example




Figure 6. Layout Diagram

13 Device and Documentation Support

13.1 Trademarks

All trademarks are the property of their respective owners.

13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Jan-2015

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN74LVC827ADBLE	OBSOLETE	SSOP	DB	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVC827ADBR	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827ADBRE4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827ADBRG4	ACTIVE	SSOP	DB	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827ADGVR	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827ADGVRG4	ACTIVE	TVSOP	DGV	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827ADW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC827A	Samples
SN74LVC827ADWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC827A	Samples
SN74LVC827ADWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LVC827A	Samples
SN74LVC827APW	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827APWG4	ACTIVE	TSSOP	PW	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827APWLE	OBSOLETE	TSSOP	PW	24		TBD	Call TI	Call TI	-40 to 85		
SN74LVC827APWR	ACTIVE	TSSOP	PW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples
SN74LVC827APWT	ACTIVE	TSSOP	PW	24	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	LC827A	Samples

⁽¹⁾ The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.



9-Jan-2015

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC827ADBR	SSOP	DB	24	2000	330.0	16.4	8.2	8.8	2.5	12.0	16.0	Q1
SN74LVC827ADGVR	TVSOP	DGV	24	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74LVC827ADWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1
SN74LVC827APWR	TSSOP	PW	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
SN74LVC827APWT	TSSOP	PW	24	250	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

23-Jul-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC827ADBR	SSOP	DB	24	2000	367.0	367.0	38.0
SN74LVC827ADGVR	TVSOP	DGV	24	2000	367.0	367.0	35.0
SN74LVC827ADWR	SOIC	DW	24	2000	367.0	367.0	45.0
SN74LVC827APWR	TSSOP	PW	24	2000	367.0	367.0	38.0
SN74LVC827APWT	TSSOP	PW	24	250	367.0	367.0	38.0

MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AD.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





All linear dimensions are in millimeters. Α.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations. E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated