Single Channel 10A High Speed Low-Side MOSFET Driver

The NCP81074 is a single channel, low-side MOSFET driver. It is capable of providing large peak currents into capacitive loads. This driver can deliver a 7 A peak current at the Miller plateau region to help reduce the Miller effect during MOSFETs switching transitions. It exhibits a split output configuration allowing the user to control the turn on and turn off slew rates. This part is available in SOIC-8 and DFN8 2x2 mm packages.

Features

- High Current Drive Capability ±10 A
- TTL/CMOS Compatible Inputs Independent of Supply Voltage
- High Reverse Current Capability (10 A) Peak
- 4 ns Typical Rise and 4 ns Typical Fall Times with 1.8 nF Load
- Fast Propagation Delay Times of 15 ns with Input Falling and 15 ns with Input Rising
- Input Voltage Range from 4.5 V to 20 V
- Split Output Configuration
- Dual Input Design Offering Drive Flexibility
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant


Applications

- Server Power
- Telecommunication, Datacenter Power
- Synchronous Rectifier
- Switch Mode Power Supply
- DC/DC Converter
- Power Factor Correction
- Motor Drive
- Renewable Energy, Solar Inverter



ON Semiconductor®

www.onsemi.com



ORDERING INFORMATION

See detailed ordering, marking and shipping information on page 2 of this data sheet.

ORDERING INFORMATION

Device	Temperature Range (°C)	Marking	Input Type	Package Type	Shipping [†]
NCP81074AMNTBG	-40 to +140	CL	Fixed Digital Threshold	DFN8 2x2 (Pb–Free)	3000 / Tape & Reel
NCP81074BMNTBG	-40 to +140	СМ	VDD Based Threshold	DFN8 2x2 (Pb–Free)	3000 / Tape & Reel
NCP81074ADR2G	-40 to +140	NCP81074A	Fixed Digital Threshold	SOIC-8 (Pb-Free)	2500 / Tape & Reel
NCP81074BDR2G	-40 to +140	NCP81074B	VDD Based Threshold	SOIC-8 (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

BLOCK DIAGRAM




Figure 1. NCP81074 Block Diagram

PIN DESCRIPTION

Pin No.	Symbol	Description
1	IN+	Non–Inverting Input which has logic compatible threshold and hysteresis. If not used, this pin should be connected to either VDD or GND. It should not be left unconnected.
2	GND	Common ground. This ground should be connected very closely to the source of the power MOSFET.
3	GND	Common ground. This ground should be connected very closely to the source of the power MOSFET.
4	OUTL	Sink pin. Connect to Gate of MOSFET.
5	OUTH	Source Pin. Connect to Gate of MOSFET.
6	VDD	Power Supply Input Pin.
7	VDD	Power supply Input Pin.
8	IN–	Inverting Input which has logic compatible threshold and hysteresis. If not used, this pin should be connected ed to either VDD or GND. It should not be left unconnected




Figure 2. TYPICAL APPLICATION CIRCUIT

ABSOLUTE MAXIMUM RATINGS

		Value		
Parameter		Min	Max	Unit
Supply Voltage	VDD	-0.3	24	V
Output Current (DC)	lout_dc		0.6	А
Reverse Current (Pulse<1 µs)			10	А
Output Current (Pulse<0.5 μs)	lout_pulse	10		А
Input Voltage	IN+, IN–	-6	24	V
Output Voltages	OUTH, OUTL	-0.3 VDD + 0.3		V
Output Voltages (Pulse<0.5 μs)	OUTH, OUTL	-3.0	VDD + 3.0	V
Junction Operation Temperature	Тј	-40 150		°C
Storage Temperature	T _{stg}	-65 160		
Electrostatic Discharge	Human body model, HBM	4000		V
	Charge device model, CDM	Charge device model, CDM 1000		
OUT Latch-up Protection			500	mA
Moisture Sensitivity Level (MSL)			MSL1	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

RECOMMENDED OPERATING CONDITIONS

Parameter	Rating	Unit	
VDD supply Voltage	4.5 to 20	V	
IN+, IN- input voltages	-5 to 20	V	
Junction Temperature Range	-40 to +140	°C	

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Table 1. THERMAL INFORMATION

Package	Theta JA (°C/W)	Theta JC (°C/W)
DFN-8 2x2	80.3	11.9
SOIC-8	115	50

Table 2. ELECTRICAL CHARACTERISTICS (Note 1) (Typical values: V_{DD} =12V, 1uF from VDD to GND,TA = TJ = -40° C to 140°C, typical at T_{AMB} = 25°C, unless otherwise specified)

Parameter	SYMBOL	Test Conditions	MIN	TYP	MAX	Unit	
SUPPLY VOLTAGE							
VDD Under Voltage Lockout (rising)	V _{CCR}	VDD rising	3.7	3.9	4.1	V	
VDD Under Voltage Lockout (Falling)	V _{CCF}	VDD falling	3.4	3.6	3.8	V	
VDD Under Voltage Lockout (hysteresis)	V _{CCH}			300		mV	
Operating Current (no switching)	I _{DD}			1.2	2	mA	
VDD Under Voltage Lockout to Output Delay (Note 1)		VDD rising		10		μs	
INPUTS					-		
NCP81074A High Threshold	V _{thH}	Input rising from logic low	1.9	2.1	2.3	V	
NCP81074A Low Threshold	V _{thL}	Input falling from logic high	1.1	1.3	1.5	V	
VIN_HYS	Input Signal Hysteresis			0.8		V	
NCP81074B High Threshold	V _{thH}	Input rising from logic low (VDD = 8 V to 12 V)	VDD -3.5	VDD -3.1	VDD -2.7	V	
NCP81074B Low Threshold	V _{thL}	Input falling from logic high (VDD = 8 V to 12 V)	GND +2.6	GND +2.9	GND +3.2	V	
IN– Pull–up Resistor	R _{in-}			200		kΩ	
IN+ Pull–Down Resistor	R _{in+}			200		kΩ	
OUTPUTS							
Output Resistance High	R _{OH}	IOUT = -10 mA		0.4	0.8	Ω	
Output Resistance Low	R _{OL}	IOUT = +10 mA		0.4	0.8	Ω	
Peak Source Current ⁽²⁾	I _{Source}	OUT = GND 200 ns Pulse		10		A	
Miller Plateau Source Current ⁽²⁾	I _{Source}	OUT = 5.0 V 200 ns Pulse		7		A	
Peak Sink Current ⁽²⁾	I _{Sink}	OUT = VDD 200 ns Pulse		10		А	
Miller Plateau Sink Current ⁽²⁾	I _{Sink}	OUT = 5.0 V 200 ns Pulse		7		А	

Table 2. ELECTRICAL CHARACTERISTICS (Note 1) (Typical values: VDD =12V, 1uF from VDD to GND,TA = TJ = -40°C to 140°C, typical at T_{AMB} = 25°C, unless otherwise specified)

Parameter	SYMBOL Test Conditions		MIN	TYP	MAX	Unit
SWITCHING CHARACTERISTICS						
Propagation Delay Time Low to High, IN Rising (IN to OUT) (Note 2)	t _{d1}	C _{Load} = 1.8 nF		15	27	ns
Propagation Delay Time High to Low, IN Falling (IN to OUT) (Note 2)	t _{d2}	C _{Load} = 1.8 nF		15	27	ns
Rise Time (Note 2)	t _r	C _{Load} = 1.8 nF		4	7	ns
Fall Time (Note 2)	t _f	C _{Load} = 1.8 nF		4	7	ns

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

All Limits are 100% tested at TAMB = 25 °C and guaranteed across temperature by design and statistical analysis.
Guaranteed by characterization. *See timing Waveforms.

Table 3. LOGIC TRUTH TABLE

IN+	IN-	ОЛТН	OUTL	OUT (OUTH & OUTL CONNECTED TOGETHER)
L	L	HIGH-Z	L	L
L	Н	HIGH–Z	L	L
Н	L	Н	HIGH–Z	н
Н	Н	HIGH–Z	L	L




Figure 3. Non-inverting Input Driver Operation





Figure 4. Inverting Input Driver Operation

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 13. Reverse Current, P_{MOS(on)}, P_{MOS(off)}

Figure 14. Reverse Current, P_{MOS(off)}, P_{MOS(on)}




Figure 15. Supply Current vs. Supply Voltage

BENCH WAVEFORMS – Non–Inverting Input



Figure 16. Rise Time with 1.8 nF Load




Figure 18. Propagation Delays with 1.8 nF Load




Figure 17. Fall Time with 1.8 nF Load




Figure 19. Propagation Delays with 1.8 nF Load

BENCH WAVEFORMS – Inverting Input




Figure 20. Rise Time with 1.8 nF Load




Figure 22. Propagation Delays with 1.8 nF Load




Figure 21. Fall Time with 1.8 nF Load




Figure 23. Propagation Delays with 1.8 nF Load

PCB LAYOUT RECOMMENDATION

Proper component placement is extremely important in high current, fast switching applications to provide appropriate device operation and design robustness. The NCP81074 gate driver exhibits a powerful output stage enabling large peak currents with fast rise and fall times. Eventhough the NCP81074 provides a split output configuration for slew rate control, a proper PCB layout is crucial to ensure maximum performance. The following circuit layout guidelines are strongly recommended when designing with the NCP81074.

- Place the driver close to the power MOSFET in order to have a low impedance path between the output pins and the gate. Keep the traces short and wide to minimize the parasitic inductance and accommodate for high peak currents.
- Place the decoupling capacitor close to the gate drive IC. Placing the VDD capacitor close to the pin and ground improves noise filtering. This capacitor supplies

high peak currents during the turn–on transition of the MOSFET. Using a low ESL chip capacitor is highly recommended.

- Keep a tight turn-on turn-off current loop paths to minimize parastic inductance. High di/dt will induce voltage spikes on the output pin and the MOSFET gate. Parallel the source and return signals taking advantage of flux cancellation.
- Since the NCP81074 is a 2x2mm package driving high peak currents into capacitive loads, adding a shielding ground plane helps in power dissipation and noise blocking. The ground plane should not be a current carrying path to any of the current loops.
- Any unused pin, should be pulled to either rail depending on the functionality of the pin to avoid any malfunction on the output. Please refer to the pin description table for more information.





Figure 24.

PACKAGE DIMENSIONS




BOTTOM VIEW

*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DIMENSIONS: MILLIMETERS

PACKAGE DIMENSIONS

SOIC-8 NB CASE 751-07 **ISSUE AK**



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the unarregistered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed Solitzo wins in engine to solitze and induced in gradients, and entities, and entities, and entities of solitzed and endities of the or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

- ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER. DIMENSION A AND B DO NOT INCLUDE 2
- 3. MOLD PROTRUSION
- MAXIMUM MOLD PROTRUSION 0.15 (0.006) 4. PER SIDE. DIMENSION D DOES NOT INCLUDE DAMBAR
- 5. PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
- 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07. 6

	MILLIN	IETERS	INC	HES				
DIM	MIN	MAX	MIN	MAX				
Α	4.80	5.00	0.189	0.197				
В	3.80	4.00	0.150	0.157				
С	1.35	1.75	0.053	0.069				
D	0.33	0.51	0.013	0.020				
G	1.27	7 BSC	0.050 BSC					
Н	0.10	0.25	0.004	0.010				
J	0.19	0.25	0.007	0.010				
ĸ	0.40	1.27	0.016	0.050				
М	0 °	8 °	0 °	8 °				
Ν	0.25	0.50	0.010	0.020				
S	5.80	6.20	0.228	0.244				