VERILOG

Giving up on doing output xfer curve LUT in code.

About to add DP-RAM to block diagram.