VERILOG

Have made DP RAM module and instantiated it for DAC and ADC histories. Synthesises without error.

About to combine those RAM addresses and WR Enables, maybe also add output transfer curve RAM.