VERILOG

Have combined DAC and ADC history addresses and clocks.

About to instantiate DAC output transfer curve LUT.