VERILOG v10 Added op mode to pipe ADC directly to 14-MSB of DAC. Changed DacMin and DacMax back to 16-bit. About to do ADC hdwr testing.