VERILOG

SUPERCEDED BY NEXT ARCHIVE

- have output voltage proportional to DAC (inverted hdwr)
- cleaned up the whole runtime state machine

About to try transfer curve LUT as 65K entries