VERILOG

Totally untested on hdwr. Has PID section.

Still to do: ADC readback and LUT transfer curve.