VERILOG

Can't make Quartus the Dumb recognize the output xfer curve LUT as in RAM.

Unless can fix in code, will change to explicit dual RAM in BDF.